Group Art Unit: 2000

2816

EXAMINER

TLE

TLE

TLE

FORM (449*
INFORMATION DISCLOSURE STATEMENT
IN AN APPLICATION
IN AN APPLICATION

Docket Number:
50019.273US01/P05808

Applicant: Siew Siong Teo

(Use several sheets if necessary)

U.S. PATENT DOCUMENTS

DOCUMENT NO.

6,075,354

US 6,183,131 B1

US 6,232,828 B1

DOCUMENT NO.

U.S. PATENT DOCUMENTS DATE NAME **CLASS SUBCLASS** FILING DATE IF APPROPRIATE 6/13/00 Smith et al. 323 313 2/6/01 374 Holloway et al. 172 Smith et al. 327 539 FOREIGN PATENT DOCUMENTS DATE COUNTRY **CLASS SUBCLASS** TRANSLATION YES NO OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

TLE Randall L. Geiger et al., "VLSI Design Techniques for Analog and Digital Circuits," 1990 (2 pages) (p 369)

TLE Phillip E. Allen et al., "CMOS Analog Circuit Design," 1987 (3 pages) (pp 591 and 595)

23552
PATENT TRADEMARK OFFICE

EXAMINER /Terry Englund/ DATE CONSIDERED 09/06/2006

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form for next communication to the Applicant.